
PI74ALVCH162601
18-BIT UNIVERSAL BUS TRANSCEIVER
2
PS8093E 05/23/06
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PinName
Description
CLKEN
Clock Enable Input (Active LOW)
OE
Output Enable Input (Active LOW)
LE
Latch Enable (Active HIGH)
CLK
Clock Input (Active HIGH)
Ax
Data I/O
Bx
Data I/O
GND
Ground
VCC
Power
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
25
26
27
28
32
31
30
29
ProductPinDescription
TruthTable(1,2)
Notes:
1. H = High Signal Level
L = Low Signal Level
Z = High Impedance
↑=LOW-to-HIGHTransition
2. A-to-B data flow is shown: B-to-A flow is similar but
uses OEBA, LEBA, CLKBA, and CLKENBA.
3. Output level before the indicated steady-state input
conditions were established.
4. Output level before the indicated steady-state input
conditions were established, provided that CLKAB is
LOW before LEAB goes LOW.
Product Pin Configuration
s
t
u
p
n
I
B
t
u
p
t
u
O
B
A
N
E
K
L
CB
A
E
OB
A
E
LB
A
K
L
CA
XH
X
Z
XL
H
X
L
XL
H
X
H
HL
L
X
B0 )
3
(
HL
L
X
B0 )
3
(
LL
L
↑
LL
L
↑
HH
LL
L
X
B0 )
3
(
LL
L
H
X
B0 )
4
(
OEAB
LEAB
A1
GND
A2
A3
VCC
A4
A5
A6
GND
A7
A8
A9
A10
A11
A12
GND
A13
A14
A15
VCC
A16
A17
GND
A18
OEBA
LEBA
CLKENAB
CLKAB
B1
GND
B2
B3
VCC
B4
B5
B6
GND
B7
B8
B9
B10
B11
B12
GND
B13
B14
B15
VCC
B16
B17
GND
B18
CLKBA
CLKENBA
06-0134